1. [1] Y. Zorian, “A distributed BIST control scheme for complex VLSI devices,” Proc. VLSI Test Symp., pp.4-9, 1993.
2. [2] L. Whetsel, “Adapting scan architectures for low power operation,” Proc. Int'l. Test Conf., pp.863-872, 2000.
3. [3] J. Wang, D.M.H. Walker, A. Majhi, B. Kruseman, G. Gronthoud, L.E. Villagra, P. Wiel, and S. Eichenberger, “Power supply noise in delay testing,” Proc. Int'l Test Conf., Paper 17.3, 2006.
4. [4] S. Ravi, “Power-aware test: Challenges and solutions,” Proc. Int'l Test Conf., Lecture 2.2, 2007.
5. [5] P. Girard, X. Wen, and N. Touba, Low-Power Testing (Chapter 7) in Advanced SOC Test Architectures-Towards Nanometer Designs, Morgan Kaufmann, 2007.