Affiliation:
1. School of Information Science and Technology, The University of Tokyo
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference29 articles.
1. [1] I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, and Y. Bengio, “Binarized neural networks,” Proc. 30th International Conference on Neural Information Processing Systems, pp.4114-4122, 2016.
2. [2] M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, “Xnor-net: Imagenet classification using binary convolutional neural networks,” European conference on computer vision, vol.9908, pp.525-542, Springer, 2016. 10.1007/978-3-319-46493-0_32
3. [3] R. Zhao, W. Song, W. Zhang, T. Xing, J.-H. Lin, M. Srivastava, R. Gupta, and Z. Zhang, “Accelerating binarized convolutional neural networks with software-programmable fpgas,” Proc. 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp.15-24, 2017. 10.1145/3020078.3021741
4. [4] K. Ando, K. Ueyoshi, K. Orimo, H. Yonekawa, S. Sato, H.Nakahara, S. Takamaeda-Yamazaki, M. Ikebe, T. Asai, T. Kuroda, and M. Motomura, “Brein memory: A single-chip binary/ternary reconfigurable in-memory deep neural network accelerator achieving 1.4 tops at 0.6 w,” IEEE J. Solid-State Circuits, vol.53, no.4, pp.983-994, 2017. 10.1109/jssc.2017.2778702
5. [5] A. Bulat and G. Tzimiropoulos, “Hierarchical binary cnns for landmark localization with limited resources,” IEEE Trans. Pattern Anal. Mach. Intell., vol.42, no.2, pp.343-356, 2018. 10.1109/tpami.2018.2866051