1. [1] A. Krstic and K.T. Cheng, Delay fault testing for VLSI circuits, Kluwer Academic Publishers, 1998.
2. [2] C. Hawkins, A. Keshavarzi, and J. Segura, “A view from the bottom: Nanometer technology AC parametric failures-why, where, and how to detect,” Proc. IEEE Int'l Symp. Defect Fault Tolerance VLSI Syst., pp.267-276, 2003.
3. [3] A.D. Singh and G. Xu, “Output hazard-free transition tests for silicon calibrated scan based delay testing,” Proc. IEEE VLSI Test Symp., pp.349-357, 2006.
4. [4] M. Tehranipoor and N. Ahmed, Nanometer Technology Designs: High-Quality Delay Tests, Springer Publishing Company, 2007.
5. [5] K. Noguchi, K. Nose, T. Ono, and M. Mizuno, “A small-delay defect detection technique for dependable LSIs,” Proc. IEEE Symp. VLSI Circuits, pp.64-65, 2008.