Affiliation:
1. Shahid Beheshti University, G. C.
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference6 articles.
1. [1] R. Weerasekera, et al., “Extending systems-on-chip to the third dimension: performance, cost and tradeoffs,” Int. Conf. Computer Aided Design, pp. 212-219, 2007.
2. [2] X. He, Sh. Dong, Y. Ma, and X. Hong, “Simultaneous buffer and interlayer Via planning for 3D floorplanning,” Int. Symp. Quality Electronic Design, pp. 740-745, 2009.
3. [3] J. Cong, T. Kong, and D. Z. Pan, “Buffer block planning for interconnect driven floorplanning,” Int. Conf. Computer Aided Design, pp. 54-57, 1999.
4. [4] C. J. Alpert, et al., “A practical methodology for early buffer and wire resource allocation,” Trans. CAD, vol. 22, pp. 189-195, 2003.
5. [5] B. X. Hong and S. Goto, “Buffer planning for 3D ICs,” Int. Symp. Circuits and Systems, pp. 1735-1738, 2009.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献