A High Performance and Low Bandwidth Multi-Standard Motion Compensation Design for HD Video Decoder-Reference-Cited by-同舟云学术

A High Performance and Low Bandwidth Multi-Standard Motion Compensation Design for HD Video Decoder

Published:2010 Issue:3 Volume:E93-C Page:253-260
ISSN:0916-8524
Container-title:IEICE Transactions on Electronics
language:en
Short-container-title:IEICE Trans. Electron.

Author:

CHEN Xianmin¹,LIU Peilin¹,ZHOU Dajiang²,ZHU Jiayi¹,PAN Xingguang¹,GOTO Satoshi²

Affiliation:

1. Department of Electronic Engineering, Shanghai Jiao Tong University

2. IPS, Waseda University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

http://www.jstage.jst.go.jp/article/transele/E93.C/3/E93.C_3_253/_pdf

Reference15 articles.

1. [1] JVT, “Draft ITU-T recommendation and fianl draft International standard of joint video specification,” ITU-T Rec.H.264 and ISO/IEC 1449610 AVC, May 2003.

2. [2] AVS Workgroup, “China Audio and Video Standard (AVS), Information technology-advanced coding of audio and video part2: Video,” 2006.

3. [3] C. Lee and Y. Yu, “Design of a motion compensation unit for H.264 decoder using 2-dimensional circular register files,” International SoC Design Conf., pp.II-109-II-112, 2008.

4. [4] K. Luo, D. Li, and M. Zhang, “High throughput bandwidth optimized VLSI design for motion compensation in AVS HDTV decoder,” Journal of Zhejiang University-Science A, vol.9, no.6, pp.822-832, June 2008.

5. A novel VLSI architecture of motion compensation for multiple standards

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. High-throughput and power-efficient hardware design for a multiple video coding standard sample interpolator;Journal of Real-Time Image Processing;2018-10-12

2. Unified Parameter Decoder Architecture for H.265/HEVC Motion Vector and Boundary Strength Decoding;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2015

3. Cache Based Motion Compensation Architecture for Quad-HD H.264/AVC Video Decoder;IEICE Transactions on Electronics;2011