1. [1] R.H. Krambeck, C.M. Lee, and H.F.S. Law, “High-speed compact circuits with CMOS, ” IEEE J. Solid-State Circuits, vol.SC-17, no.3, pp.614-619, June 1982.
2. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits
3. [3] A. Dancy and A. Chandrakasan, “Techniques for aggressive supply voltage scaling and efficient regulation, ” Proc. 1997 Custom Integrated Circuit Conference, pp.579-586, May 1997.
4. [4] M. Anders, R. Krishnamurthy, R. Spotten, and K. Soumyanath, “Robustness of sub-70nm dynamic circuits: Analytical techniques and scaling trends, ” Proc. 2001 Symposium on VLSI Circuits, Digest of Technical Papers, pp.23-24, June 2001.
5. [5] J. Kao, S. Narendra, and A. Chandrakasan, “Subthreshold leakage modeling and reduction techniques, ” Proc. ICCAD 2002, pp.141-148, Nov. 2002.