Affiliation:
1. Graduate School of Science and Engineering, Saitama University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference17 articles.
1. [1] A.P. Chandrakasan and R.W. Brodersen, “Minimizing power consumpition in digital cmos circuits,” Proc. IEEE, vol.83, no.4, pp.498-523, 1995.
2. [2] M. Azam, P. Franzon, and W. Liu, “Low power data processing by elimination of redundant computations,” Proc. Int. Symp. Low Power Elect. Design, pp.259-264, 1997.
3. [3] K.R. Gandhi and N.R. Mahapatra, “A study of hardware techniques that dynamically exploit frequent operands to reduce power consumption in integer function units,” Int. Conf. Comput. Design, pp.426-428, 2003.
4. [4] L. Zhong and N.K. Jha, “Interconnect-aware low-power high-level synthesis,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.24, no.3, pp.336-351, 2005.
5. [5] E. Musoll and J. Cortadella, “High-level synthesis techniques for reducing the activity of functional units,” Proc. 1995 Int. Symp. Low Power Design, pp.99-104, 1995.