1. [1] A. Afzali-Kusha, M. Nagata, N.K. Verghese, and D.J. Allstot, “Substrate noise coupling in SoC design: Modeling, avoidance, and validation,” Proc. IEEE, vol.94, no.12, pp.2109-2138, Dec. 2006.
2. [2] A.C. Cangellaris, “Electrical modeling and simulation challenges in chip-package codesign,” IEEE Micro, vol.18, no.4, pp.50-59, July 1998.
3. [3] Y. Bando, D. Kosaka, G. Yokomizo, K. Tsuboi, Y.S. Li, S. Lin, and M. Nagata, “Power supply and substrate noise analysis; Reference tool experience with silicon validation,” Design Automation Conference 2009 Uuser Track, http://www2.dac.com/events/proceedings.aspx?id=95-8-U
4. [4] N. Verghese, D.J. Allstot, and M.A. Wolfe, “Verification techniques for substrate coupling and their application to mixed-signal IC design,” IEEE J. Solid-State Circuits, vol.31, no.3, pp.354-365, March 1996.
5. [5] Y. Murasaka, M. Nagata, T. Ohmoto, T. Morie, and A. Iwata, “Chip-level substrate noise analysis with network reduction by fundamental matrix computation,” Proc. IEEE Int. Symp. on Quality Electronic Design 2001, pp.482-487, March 2001.