Affiliation:
1. Electronics Department, National Institute for Astrophysics, Optics and Electronics
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference33 articles.
1. [1] I. Ciofi, et al.: “Modeling of via resistance for advanced technology nodes,” IEEE Trans. Electron Devices 64 (2017) 2306 (DOI: 10.1109/TED.2017.2687524).
2. [2] H. Lee, et al.: “A unified system level error model of crosstalk and electromigration for on-chip interconnect,” IEICE Electron. Express 14 (2017) 20161194 (DOI: 10.1587/elex.14.20161194).
3. [3] J. Jiang, et al.: “Design optimization for capacitive-resistively driven on-chip global interconnect,” IEICE Electron. Express 12 (2015) 20150111 (DOI: 10.1587/elex.12.20150111).
4. [4] X. Ma, et al.: “A novel delay optimization method for a critical path in VLSI design,” IEICE Electron. Express 10 (2013) 20130446 (DOI: 10.1587/elex.10.20130446).
5. [5] J. Xu, et al.: “A survey on modeling strategies for high-speed differential via between two parallel plates,” IEEE EMCSI (2017) 527 (DOI: 10.1109/ISEMC.2017.8077926).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献