1. [1] C.-C. Liu, et al.: “A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure,” IEEE J. Solid-State Circuits 45 (2010) 731 (DOI: 10.1109/JSSC.2010.2042254).
2. [2] P. Harpe, et al.: “A 10b/12b 40 kS/s SAR ADC with data-driven noise reduction achieving up to 10.1b ENOB at 2.2 fJ/conversion-step,” IEEE J. Solid-State Circuits 48 (2013) 3011 (DOI: 10.1109/JSSC.2013.2278471).
3. [3] W.-B. Liu, et al.: “A 12-bit, 45-MS/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration,” IEEE J. Solid-State Circuits 46 (2011) 2661 (DOI: 10.1109/JSSC.2011.2163556).
4. [4] S.-B. Liu, et al.: “A 12-bit 10 MS/s SAR ADC with high linearity and energy-efficient switching,” IEEE Trans. Circuits Syst. I, Reg. Papers 63 (2016) 1616 (DOI: 10.1109/TCSI.2016.2581177).
5. [5] T. Numata, et al.: “A 16-bit 8-MS/s SAR ADC with a foreground calibration and hybrid-charge-supply power structure,” IEICE Electron. Express 10 (2013) 20200097 (DOI: 10.1587/elex.17.20200097).