1. [1] C.-C. Lee, et al.: “A low-power miniature 20 Gb/s passive/active hybrid equalizer in 90 nm CMOS,” IEEE Microw. Wireless Compon. Lett. 25 (2015) 669 (DOI: 10.1109/LMWC.2015.2463224).
2. [2] W. Kim and W. Choi: “A 10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram,” IEICE Electron. Express 10 (2013) 20130330 (DOI: 10.1587/elex.10.20130030).
3. [3] G. de Streel, et al.: “SleepTalker: a ULV 802.15.4a IR-UWB transmitter SoC in 28-nm FDSOI achieving 14 pJ/b at 27 Mb/s with channel selection based on adaptive FBB and digitally programmable pulse shaping,” IEEE J. Solid-State Circuits 52 (2017) 1163 (DOI: 10.1109/JSSC.2016.2645607).
4. [4] S. Mohan, et al.: “Bandwidth extension in CMOS with optimized on-chip inductors,” IEEE J. Solid-State Circuits 35 (2000) 346 (DOI: 10.1109/4.826816).
5. [5] J. Kim, et al.: “Circuit techniques for a 40Gb/s transmitter in 0.13µm CMOS,” IEEE International Solid-State Circuits Conference Dig. Tech. Papers (2005) 150 (DOI: 10.1109/ISSCC.2005.1493913).