Bayesian Theory Based Adaptive Proximity Data Accessing for CMP Caches-Reference-Cited by-同舟云学术

Bayesian Theory Based Adaptive Proximity Data Accessing for CMP Caches

Published:2013 Issue:6 Volume:E96.A Page:1293-1305
ISSN:0916-8508
Container-title:IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
language:en
Short-container-title:IEICE Trans. Fundamentals

Author:

LI Guohong¹,LIU Zhenyu¹,GUO Sanchuan¹,WANG Dongsheng¹

Affiliation:

1. Department of Computer Science and Technology, Tsinghua University, and Tsinghua National Laboratory for Information Science and Technology

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing

Link

https://www.jstage.jst.go.jp/article/transfun/E96.A/6/E96.A_1293/_pdf

Reference27 articles.

1. [1] L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese, “Piranha: A scalable architecture based on single-chip multiprocessing,” Proc. 27th Annual International Symposium on Computer Architecture (ISCA'00), pp.282-293, 2000.

2. [2] S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook, “TILE64-Processor: A 64-core SoC with mesh interconnect,” Proc. 2008 IEEE International Solid-State Circuits Conference (ISSCC'08), pp.88-598, 2008.

3. [3] J.L. Shin, D. Huang, B. Petrick, C. Hwang, A.S. Leon, and A. Strong, “A 40nm 16-core 128-thread CMT SPARC SoC processor,” Proc. 2010 IEEE International Solid-State Circuits Conference (ISSCC'10), pp.98-99, 2010.

4. [4] K. Skaugen, “Petascale to exascale: extending intel's HPC commitment,” ISC 2010 Keynote Presentation, 2010.

5. [5] M. Zhang and K. Asanovic, “Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors,” Proc. 32nd Annual International Symposium on Computer Architecture (ISCA'05), pp.336-345, 2005.