1. [1] K.L. Shepard and V. Narayanan, “Noise in deep submicron digital design, ” Proc. Int. Conf. Computer-Aided Design, pp.524-531, 1996.
2. [2] T. Gao and C.L. Liu, “Minimum crosstalk channel routing, ” Proc. Int. Conf. Computer-Aided Design, pp.692-696, Nov. 1993.
3. [3] D.A. Kirkpatrick and A.L. Sangiovanni-Vincentelli, “Techniques for crosstalk avoidance in the physical design of high-performance digital systems, ” Proc. Int. Conf. Computer-Aided Design, Nov. 1994.
4. A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing
5. [5] L. He, N. Chang, S. Lin, and O.S. Nakagawa, “An efficient inductance modeling for on-chip interconnects, ” Proc. CICC, pp.457-460, 1999.