1. [1] Y. Liu, Y. Sun, Y. Zhu, and H. Yang, “Design methodology of variable latency adders with multistage function speculation,” 2010 11th International Symposium on Quality Electronic Design (ISQED), pp.824-830, 2010.
2. [2] I. Koren, Computer Arithmetic Algorithms, Prentice-Hall, New Jersey, 1993.
3. [3] A. Verma, P. Brisk, and P. Ienne, “Variable latency speculative addition: A new paradigm for arithmetic circuit design,” Proc. Design, Automation and Test in Europe Conf, pp.1250-1255, 2008.
4. [4] D. Ernst, N. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, and K. Flautner, “Razor: A low-power pipeline based on circuit-level timing speculation,” Proc. Int. Symp. Microarchitecture, pp.7-18, 2003.
5. [5] W. Shan, H. Gu, B. Li, X. Wu, H. Jin, Y. Guo, and P. Cao, “An improved timing monitor for deep dynamic voltage scaling system,” IEICE Electron. Express, vol.10, no.6, pp.1-7, 2013.