Affiliation:
1. Department of Electrical and Electronic Engineering, Faculty of Engineering, Hachinohe Institute of Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference14 articles.
1. [1] T.I. Laakso, V. Välimäki, M. Karjalainen, and U.K. Laine, “Splitting the unit delay: Tools for fractional delay filter design,” IEEE Signal Process. Mag., vol.13, no.1, pp.30-60, Jan. 1996. 10.1109/79.482137
2. [2] J.P. Thiran, “Recursive digital filters with maximally flat group delay,” IEEE Trans. Circuit Theory, vol.18, no.6, pp.659-664, Nov. 1971. 10.1109/tct.1971.1083363
3. [3] W.Y. Yan and J.B. Moore, “On L2-sensitivity minimization of linear state-space systms,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol.39, no.8, pp.641-648, Aug. 1992. 10.1109/81.168916
4. [4] T. Hinamoto, S. Yokoyama, T. Inoue, W. Zeng, and W.-S. Lu, “Analysis and minimization of L2-sensitivity for linear systems and two-dimensional state-space filters using general controllability and observability Gramians,” IEEE Trans. Circuits Syst., vol.49, no.9, pp.1279-1289, Sept. 2002. 10.1109/tcsi.2002.802362
5. [5] S. Koshita, “On coefficient sensitivity of all-pass fractional delay digital filters,” Proc. International Workshop on Smart Info-Media Systems in Asia (SISA), pp.101-103, Sept. 2021.