Author:
Gharibi W., ,Hahanova A.,Hahanov V.,Chumachenko S.,Litvinova E.,Hahanov I., , , , ,
Abstract
The main idea is to create logic-free vector computing, using only read-write transactions on address memory. The strategic goal is to create a deterministic vector-quantum computing using photons for read-write transactions on stable subatomic memory elements. The main task is to implement new vector computing models and methods based on primitive read-write transactions in vector flexible interpretive fault modeling and simulation technology, where data is used as addresses for processing the data itself. The essence of vector computing is read-write transactions on vector data structures in address memory. Vector computing is a computational process based on elementary read-write transactions over cells of binary vectors that are stored in address memory and form a functionality where the input data to be processed is the addresses of these cells. The advantages of a vector universal model for a compact description of ordered processes, phenomena, functions, and structures are defined for the purpose of their parallel analysis. Analytical expressions of logic, which require algorithmically complex calculators, are replaced by output state vectors of elements and digital circuits, focused on the parallelism of register logical procedures on regular data structures. A vector-deductive method for formula synthesis for propagating input lists (data) of faults is proposed, which has a quadratic computational complexity of register operations. A new matrix of deductive vectors has been synthesized, which is characterized by the following properties: compactness, parallel data processing based on a single read-write transaction in memory, elimination of traditional logic from fault simulation procedures, full automation of its synthesis process, and focus on technological solving all problems of technical diagnosis. In the work, the transition to vector logic in the organization of computing and the elimination of traditional logic presented in the form of tables and analytical expressions were carried out. The use of read-write transactions on memory in the absence of a command system focuses the new vector-logic computing towards deterministic quantum architectures based on stable subatomic memory particles.
Publisher
National Academy of Sciences of Ukraine (Co. LTD Ukrinformnauka) (Publications)
Reference26 articles.
1. Abramovici M., Breuer M.A. and Friedman A.D. (1998), Digital System Testing and Tes-table Design, Sc. Press.
2. Fault simulation for multiple faults by Boolean function manipulation;N.;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1994
3. Dobai R., Gramatova E. (2009), "Deductive Fault Simulation for Asynchronous Sequential Circuits," 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, pp. 459-464, doi: 10.1109/DSD.2009.129.
4. Chang H.Y., Chappell S.G, Elmendorf C.H., and Schmidt L.D. (1974), "Comparison of Parallel and Deductive Fault Simulation Methods," IEEE Transactions on Computers, C-23, no. 11, pp. 1132-1138, Nov. 1974.
5. Pomeranz I. and Reddy S.M., "Forward-looking fault simulation for improved static compaction," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 10, pp. 1262-1265, Oct. 2001, doi: 10.1109/43.952743.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Truth Table Based Intelligent Computing;2024 31st International Conference on Mixed Design of Integrated Circuits and System (MIXDES);2024-06-27
2. In-Memory Fault as Address Simulation;2023 IEEE East-West Design & Test Symposium (EWDTS);2023-09-22
3. VECTOR-LOGICAL FAULT SIMULATION;Radio Electronics, Computer Science, Control;2023-06-29
4. Vector–Logic Synthesis of Deductive Matrices for Fault Simulation;Èlektronnoe modelirovanie;2023-04-24