Author:
Sergiyenko A.M., ,Mozghovyi I.V.,
Abstract
The common lossless compression algorithms were analyzed, and the LZW algorithm was selected for the hardware implementation. To express parallelism, this algorithm is represented as a cyclo-dynamic dataflow (CDDF). A hardware synthesis method for designing pipelined datapath is proposed, which optimizes CDDF considering the features of the FPGA primitives and maps it to hardware using VHDL language description. Using this method, an LZW de¬compressor is developed, which exhibits a high performance-to-hardware cost ratio. The de¬com¬¬¬pressor can be utilized in communication channels and other application-specific systems for data loading from memory, generating graphical stencils, and more.
Publisher
National Academy of Sciences of Ukraine (Co. LTD Ukrinformnauka) (Publications)
Reference32 articles.
1. Ritter D., Dann J., May N., Rinderle-Ma S. (2017). Hardware Accelerated Application Integration Processing. Industry Paper. DEBS '11. Proceedings of the 11th ACM International Conference on Distributed and Event-based Systems, June, 2017, pp. 215- https://doi.org/10.1145/3093742.3093911.
2. Lafond S, Lilius J. (2004). An Energy Consumption Model for Java Virtual Machine. TUCS Technical Report. No. 597.
3. Zervas N. (2015). Firmware Compression for Lower Energy and Faster Boot in IoT Devices. Design & Reuse. October. https://www.design-reuse.com/articles/38541/firmware-compression-for-lower-energy-and-faster-boot-in-iot-devices.html. [Accessed: July, 2023].
4. Walls F.G., MacInnis A.S. (2016). VESA Display Stream Compression for Television and Cinema Applications. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 6(4), 460- https://doi.org/10.1109/JETCAS.2016.2602009.
5. Touba, N.A. (2006). Survey of Test Vector Compression Techniques. IEEE Design & Test of Computers. 23(4), 294- https://doi.org/10.1109/MDT.2006.105.