1. Placement and Routing in 3D Integrated Circuits
2. P. Abad, V. Puente, and J. A. Gregorio. MRR: Enabling fully adaptive multicast routing for CMP interconnection networks. InProceedings of the 15th International Symposium on High-Performance Computer Architecture, pages355-366, 2009.
3. D. Abts and D. Weisser. Age-based packet arbitration in large-radix k-ary n-cubes. InProceedings of the ACM/IEEE Conference on Supercomputing, pages1-11, New York, NY, USA, 2007. ACM.
4. A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, and C. A. Zeferino. SPIN: A scalable, packet switched, on-chip micro-network. InProceedings of the Design, Automation and Test in Europe Conference, Washington, DC, USA, 2003. IEEE Computer Society.
5. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger. Clock rate versus IPC: The end of the road for conventional microarchitectures. InProceedings of the 27th International Symposium on Computer Architecture, pages248-259, 2000.