1. D. C. Edelstein , in
Proceedings of the 12th International IEEE VLSI Multilevel Interconnection Conference
, IEEE, p. 301 (1995).
2. Damascene copper electroplating for chip interconnections
3. U. Landau , in
Chemical Mechanical Planarization IV
, R. L. Opila , C. Reidsema-Simpson , K. B. Sundaram , and S. Seal , Editors, PV 2000-26, p. 231, The Electrochemical Society Proceedings Series, Pennington, NJ (2000).
4. A Superfilling Model that Predicts Bump Formation