1. Cramming More Components onto Integrated Circuits;Moore,1965
2. International Roadmap for Semiconductors. http://www.itrs.net/
3. Holt, Bill., Intel Investor Meeting 2014. http://www.intc.com/presentations.cfm
4. Contact Level Patterning Challenges for Sub 22-nm Architecture;Shearer,2014
5. The daunting complexity of scaling to 7nm without EUV: pushing DTCO to the extreme;Liebmann,2015