1. Lossless layout compression for maskless lithography systems
2. ITRS,International Technology Roadmap for Semiconductors 2005 Edition – Lithography, see http://www.itrs.net
3. K. Chang, S. Pamarti, K. Kaviani, E. Alon, X. Shi, T. J. Chin, J. Shen, G. Yip, C. Madden, R. Schmitt, C. Yuan, F. Assaderaghi, and M. Horowitz , “Clocking and circuit design for a parallel I/O on a first-generation CELL processor,”IEEE Intl. Solid-State Circuit Conf., Digest of Technical Papers, vol. 1, pp 526–615 (2005).
4. Advanced low-complexity compression for maskless lithography data
5. The LOCO-I lossless image compression algorithm: principles and standardization into JPEG-LS