Author:
Lu Yao,Wang Hongjian,Huang Jun,Zhou Xinyu,Wu Youdong
Reference12 articles.
1. Research of ternary combinational circuit base on CNFET. Ningbo University, master’s thesis;Tang,2015
2. Algorithm-Level Optimization of Multiple-Valued Arithmetic Circuits Using Counter Tree Diagrams
3. High-Level Design of Multiple-Valued Arithmetic Circuits Based on Arithmetic Description Language
4. Design of novel multiple valued logic (MVL) circuits;Raghavan,2017
5. Many-bit, groupable, reconfigurable, multi-valued, electronic operator and its construction method;Jin;US 11,444,607 B2,2022
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design and analysis of a novel compact quaternary adder;International Journal of System Assurance Engineering and Management;2024-04-12