1. K=0.266 immersion lithography patterning and its challenge for NAND FLASH;Huayong,2015
2. C. Bencher, Y. Chen, H. Dai et al., “22nm half-pitch patterning by CVD spacer self alignment double patterning (SADP),” Proc. SPIE 6924, Optical Microlithography XXI, 69244E-69244E–7; doi: 10.1117/12.772953; http://dx.doi.org/10.1117/12.772953.
3. R. Chao, K. Kohli, Y. Zhang et al., “Novel in-line metrology methods for Fin pitch walking monitoring in 14nm node and beyond,” Proc. SPIE 9050, Metrology, Inspection, and Process Control for Microlithography XXVIII, 90501E-90501E-10; doi: 10.1117/12.2057402; http://dx.doi.org/10.1117/12.2057402.
4. P. P. Naulleau, C. N. Anderson, L.-M. Baclea-an et al., “Critical challenges for EUV resist materials,” Proc. SPIE 7972, Advances in Resist Materials and Processing Technology XXVIII, 797202-797202-10; doi: 10.1117/12.882955; http://dx.doi.org/10.1117/12.882955.
5. D. Civay, E. Hosler, V. Chauhan et al., “EUV telecentricity and shadowing errors impact on process margins,” Proc. SPIE 9422, Extreme Ultraviolet (EUV) Lithography VI, 94220Z-94220Z-13; doi: 10.1117/12.2087639; http://dx.doi.org/10.1117/12.2087639.