Author:
Dhanagopal R.,Raj P. T. Vasanth,Kumar R. Suresh,Praveen K.,Srikanth Sigicherla,Basha Shaik Khadeer
Reference10 articles.
1. Varun Teja, N.V., Prabhu, E. Test Pattern Generation using NLFSR for Detecting Single Stuck - at Faults. International Conference on Communication and Sign al Processing, 2019, pp. 0716 – 0720.
2. Jihye Kim, Sangjun Lee, and Sungho Kang. Test -Friendly Data-Selectable Self-Gating (DSSG). IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, Vol. 27, No. 8.
3. Khushbu R. Raval, Chintan R. Panchal, Yogesh D. Parmar. DFT Methodology for Memory Testing on Lower Technological Node. Proceedings of the IEEE 2017 International Conference on Computing Methodologies and Communication (ICMC) 2017.
4. Sirisha, R., Jamal, K., Kiran, M. Programmable Pseudora ndom Test Pattern Generation for BIST. IOSR Journal of VLSI and Signal Processing (IOSR- JVSP), 2016, Volume 6, Issue 6.
5. Priyanka Gadde, Mohammed Niamat. FPGA Memory Testing Technique using BIST. 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013.