1. Chupong P, “FPGA prototyping by VHDL Examples: Xilinx Spartan-3 version” John Wiley & Sons, 2011.
2. Jovanovic, Bojan, and Milun Jevtic. “FPGA implementation of throughput increasing techniques of the binary dividers.” In international scientific conference, pp. 397–401. 2010.
3. Ferrandi, Fabrizio et al. “VHDL to FPGA automatic IP-Core generation: a case study on Xilinx design flow.” Proceedings 20th IEEE International Parallel & Distributed Processing Symposium. IEEE, 2006.
4. Sorokin and Nikolai. “Implementation of high-speed fixed-point dividers on FPGA.” Journal of Computer Science & Technology 6 (2006).
5. Lopes, Antonio Roldao, and George A. Constantinides. “A fused hybrid floating-point and fixed-point dot-product for FPGAs.” International symposium on applied reconfigurable computing. Springer, Berlin, Heidelberg, 2010.