Author:
Barkalov Alexander,Titarenko Larysa,Bazydło Grzegorz,Węgrzyn Marek
Reference15 articles.
1. P. Minns and I. Elliott, FSM-based digital design using Verilog HDL (John Wiley & Sons, England 2008).
2. R. Czerwiński and D. Kania, Finite State Machine Logic Synthesis for CPLDs (Springer, Berlin, 2013).
3. I. Grout, Digital Systems Design with FPGAs and CPLDs (Elsevier, Amsterdam, 2008).
4. A. Kaviani and S. Brown, “Technology mapping issues for an FPGA with look up tables and PLA-like blocks”, 2000 ACM/SIGDA 8th International Symposium on FPGAs (2000), pp. 60–66.
5. Altera vendor site, http://www.altera.com.