Author:
Dharmireddy Ajaykumar,Sudhakar H.,Madhavarao Ch.,Ganeesh Y.
Reference21 articles.
1. 3D analytical modelling of subthreshold characteristics in vertical Multiple-gate FinFET transistors
2. Dharmireddy, A., Ijjada, R., & P. H. S.T, (2019). Performance analysis of Tri-Gate SOI FINFET Structure with various fin heights using TCAD Simulation. Journal of Advanced Research in Dynamical and Control Systems, 11(2), 1291–1297.
3. The Impact of Fin Number on Device Performance and Reliability for Multi-Fin Tri-Gate n- and p-Type FinFET
4. Dharmireddy, A. K. et al.,(2022). Rad-Hard Model SOI FinTFET for Spacecraft Application. In Advances in Micro-Electronics, Embedded Systems and IoT: Proceedings of Sixth International Conference on Microelectronics, Electromagnetics and Telecommunications (ICMEET 2021), Volume 1 (pp. 113–119). Singapore: Springer Nature Singapore.
5. TCAD Simulation Study of Single-, Double-, and Triple-Material Gate Engineered Trigate FinFETs