1. Ge gate stacks based on Ge oxide interfacial layers and the impact on MOS device properties
2. A. Toriumi, C. H. Lee, S. K. Wang, T. Tabata, M. Yoshida, D. D. Zhao, T. Nishimura, K. Kita, and K. Nagashio, in Proceedings of IEEE IEDM Technical Digest (2011), p. 646.
3. M. Caymax, G. Eneman, F. Bellenger, C. Merckling, A. Delabie, G. Wang, R. Loo, E. Simoen, J. Mitard, B. De Jaeger, G. Hellings, K. De Meyer, M. Meuris, and M. Heyns, in Proceedings of IEEE IEDM Technical Digest (2009), p. 461.
4. Interface Layers for High-k/Ge Gate Stacks: Are They Necessary?
5. HfO2 as gate dielectric on Ge: Interfaces and deposition techniques