1. K. Saino, S. Horiba, S. Uchiyama, Y. Takaishi, M. Takenaka, T. Uchida, Y. Takada, K. Koyama, H. Miyake, and C. Hu, in Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, 10-13 December 2000, pp. 837–840.
2. T. Tanaka, E. Yoshida, and T. Miyashita, in Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, USA, 13-15 December 2004, pp. 919–922.
3. H. Kujirai, K. Ohyu, M. Moniwa, H. Kato, K. Nakai, H. Iwai, M. Nanba, and A. Ogishima, in Proceedings of the IEEE International Electron Devices Meeting (IEDM), Washington, USA, 2-5 December 2001, pp. 18–21–182–4.
4. Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOI nFETs
5. Subbreakdown drain leakage current in MOSFET