1. J. N Coleman and E. I. Chester, “A 32-Bit Logarithmic Arithmetic Unit and Its Performance Compared to Floating-Point,” Comput. Arith. 1999. Proceedings. 14th IEEE Symp., pp. 142–151, 1999.
2. J. Le Maire, N. Brunie, F. De Dinechin, and J. M. Muller, “Computing floating-point logarithms with fixed-point operations,” Proc. - Symp. Comput. Arith., vol. 2016–September, pp. 156–163, 2016.
3. A hybrid floating-point logarithmic number system processor
4. A hybrid number system processor with geometric and complex arithmetic capabilities
5. T. Stouraitis, “A Hybrid Floating-point/Logarithmic Number System Digital Signal Processor,” IEEE International Conference on Acoustic, Speech, and Signal Processing, pp. 1079–1082, 1989.