Abstract
As the recognized core of electronic systems, frequency synthesizers have been applied in many communication fields. NC oscillator (NCO) is the main component of the frequency synthesizer. It helps to generate high-precision and high-frequency signals, so it has been widely used. NCO implementation methods include table lookup method, polynomial expansion method, coordinate rotation digital computer (CORDIC) algorithm, etc. CORDIC algorithm is one of many commonly used methods in trigonometric function calculation and digital signal processing, and is often used as the core of DDS (direct digital synthesis) to generate signals. Compared with table lookup and polynomial expansion, CORDIC algorithm has higher efficiency in signal generation and hardware utilization. In view of the disadvantages of traditional CORDIC algorithm, which takes up large resources and has relatively slow calculation speed, in order to improve the output efficiency, this paper uses an efficient 12-stage pipelined CORDIC architecture and a very small lookup table (LUT) to implement a sine wave generator. The system is coded and simulated in Quartus and ModelSim. The results show that the proposed structure can increase the operating speed of the system from 217.77 MHz to 291.04 MHz, and improve the output efficiency of the system.
Publisher
Darcy & Roy Press Co. Ltd.
Reference11 articles.
1. Wang Zixuan, Wang Xin, Cai Zhikuang, etc A low-voltage digital controlled oscillator based on multistage capacitor attenuation technology [J] Research and Progress in Solid State Electronics, 2019, 39 (5): 7.
2. Tang Wenming, Liu Guixiong FPGA fixed-point technology of exponential function CORDIC algorithm [J] Journal of South China University of Technology: Natural Science Edition, 2016, 44 (7): 6.
3. Jack E. Volder. The CORDIC Trigonometric Computing Technique[J]. IRE Transactions on Electronic Computers, 1959, EC-8(3): 330-334.
4. Yong-sen Wang, Yu-qun Xue, Heng You, Shu-shan Qiao. Area-energy efficient CORDICs using new elementary-angle-set and base-2 exponent expansions scheme: LETTER[J]. IEICE Electronics Express,2021,18(2).
5. Supriya Aggarwal, Pramod Kumar Meher, Kavita Khare. Concept, Design, and Implementation of Reconfigurable CORDIC[J]. IEEE Trans. VLSI Syst, 2016, 24(4).