Design an Improved Structure for 10-Bit Pipeline Analog to Digital Converter Based on 0.18µm CMOS Technology
Author:
Rezapour Arash1, Setoudeh Farbod2, Tavakoli Mohammad Bagher1
Affiliation:
1. Islamic Azad University, Arak Branch , Faculty of Electrical Engineering , Arak , Iran 2. Arak University of Technology , Faculty of Electrical Engineering , Arak , Iran
Abstract
Abstract
This paper proposed a novel structure of a 10-bit, 400MS/s pipelined analog to digital convertor using 0.18 µm TSMC technology. In this paper, two stages are used to converter design and a new method is proposed to increase the speed of the pipeline analog to digital convertor. For this purpose, the amplifier is not used at the first stage and the buffer is used for data transfer to the second stage, in the second stage an amplifier circuit with accurate gain of 8 that is open loop with a new structure was used to speed up, also the design is such that the first 4 bits are extracted simultaneously with sampling. On the other hand, in this structure, since in the first stage the information is not amplified and transferred to the second stage, the accuracy of the comparator circuit should be high, therefore a new structure is proposed to design a comparator circuit that can detect unwanted offsets and eliminate them without delay, and thus can detect the smallest differences in input voltage. The proposed analog to digital convertor was designed with a resolution of 10 bits and a speed of 400MS/s, with the total power consumption 74.3mW using power supply of 1.8v.
Publisher
Walter de Gruyter GmbH
Reference29 articles.
1. Abo, A.M., 1999. Design for reliability of low-voltage switched-capacitor circuits, Doctor of Philosophy in Electrical Engineering, University of California Berkeley. 2. Adimulam, M.K., Movva, K.K., Srinivas, M., 2017. A low power, programmable 12-bit two step SAR-flash ADC for signal processing applications, 2017 30th IEEE International System-on-Chip Conference (SOCC), IEEE, pp. 45-50. doi: 10.1109/SOCC.2017.8226004.10.1109/SOCC.2017.8226004 3. Ali, A.M., Dinc, H., Bhoraskar, P., Dillon, C., Puckett, S., Gray, B., Speir, C., Lanford, J., Brunsilius, J., Derounian, P.R., 2014. A 14 Bit 1 GS/s RF sampling pipelined ADC with background calibration, IEEE Journal of Solid-State Circuits 49, pp. 2857-2867. doi: 10.1109/JSSC.2014.2361339.10.1109/JSSC.2014.2361339 4. Boo, H.H., Boning, D.S., Lee, H.-S., 2015. A 12b 250 MS/s pipelined ADC with virtual ground reference buffers, IEEE Journal of Solid-State Circuits 50, pp. 2912-2921, DOI: 10.1109/JSSC.2015.2467183.10.1109/JSSC.2015.2467183 5. Cárdenas-Olaya, A., Rubiola, E., Friedt, J.-M., Bourgeois, P.-Y., Ortolano, M., Micalizio, S., Calosso, C., 2017. Noise characterization of analog to digital converters for amplitude and phase noise measurements, Review of Scientific Instruments 88, p. 065108, DOI: 10.1063/1.4984948.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Modified Low-Offset High Speed Comparator Circuit for Flash Converter Architecture;2023 International Conference on Self Sustainable Artificial Intelligence Systems (ICSSAS);2023-10-18 2. Review: Parametric Variations in Analog-to-Digital Converters Using Different CMOS Technologies;Proceedings of International Conference on Communication and Artificial Intelligence;2021
|
|