1. Yakunin, A.N. and Aung, M.S., Comparative analysis of characteristics of binary multi-bit parallel adders, Izv. Vyssh. Uchebn. Zaved.,
Elektron., 2018, vol. 23, no. 3, pp. 299–301.
2. Daphni, S. and Vijula Grace, K.S., A review analysis of parallel prefix adders for better performance in VLSI applications, in Proceedings of the IEEE International Conference on Circuits and Systems, Thiruvananthapuram, India,
2017, pp. 103–106.
3. Daphni, S. and Vijula Grace, S.K., Design and analysis of 32-bit parallel prefix adders for low power VLSI applications, Adv. Sci. Technol. Eng. Syst., 2019, vol. 4, pp. 102–106.
4. Rahila, KC. and Sajesh Kumar, U., A comprehensive comparative analysis of parallel prefix adders for asic implementation, in Proceedings of the International Conference on Systems Energy and Environment, GCE Kannur, Kerala, July
2019, pp. 1–5.
5. Aung, M.S. and Yakunin, A.N., Reduction of the hardware complexity of a parallel prefix adder, in Proceedings of the International Conference EIConRus-2018, St. Petersburg, Moscow, June 28–31,
2018, Moscow: MIET, 2018, pp. 1348–1349.