1. J. M. Rabaey, M. A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits (Prentice Hall, Upper Saddle River, NJ, 2002).
2. A. I. Belous, I. A. Murashko, and V. S. Syakersky, “Method for minimization of power consumption when designing CMOS VLIC,” Tekhnol. Konstruir. Elektron. Appar., No. 2 (2008).
3. V. Nemudrov and G. Martin, Systems on Crystals. Design and Development (Tekhnosfera, Moscow, 2004) [in Russian].
4. A. Ghosh, S. Devadas, K. Keutzer, and J. White, “Estimation of average switching activity in combinational and sequential circuits,” in Proceedings of the 29th ACM/IEEE Design Automation Conference, Anaheim, California, USA, 1992.
5. K. Roy and S. C. Prasad, Low Power CMOS VLSI Circuit Design (Wiley, New York, 2000).