1. Naffziger, S. (2021, January 13–22). Architecting chipletlet solutions for high volume products. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC 2021), San Francisco, CA, USA. Available online: https://docslib.org/doc/10409599/isscc-2021-f5-5-architecting-chiplet-solutions-for-high-volume-products#google_vignette.
2. Architecture, chip, and package codesign flow for interposer-based 2.5-D chiplet integration enabling heterogeneous IP reuse;Kim;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2020
3. Park, J. (2024, August 29). Chiplets and Heterogeneous Packaging Are Changing System Design and Analysis, 21 December 2020. Available online: https://www.candence.com.
4. Mahajan, R., Penmecha, B., and Radhakrishman, K. (November, January 31). Advanced packaging architectures for heterogeneous integration. Proceedings of the 2019 IEEE PELS/PSMA Phoenix Workshop on Packaging and Integration in Power Delivery (PwrPack), Scottsdale, AZ, USA.
5. Su, L.T., Naffziger, S., and Papermaster, M. (2018, January 1–5). Multi-chip technologies to unleash computing performance gains over the next decade. Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.