Thermal Interaction and Cooling of Electronic Device with Chiplet 2.5D Integration

Author:

Feng Jianyu12,Zhou Minghao3,Chen Chuan1ORCID,Wang Qidong1ORCID,Cao Liqiang1

Affiliation:

1. Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China

2. School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing 100049, China

3. School of Electronic Science and Engineering, Nanjing University, Nanjing 210093, China

Abstract

With the development of artificial intelligence (AI) and high-performance computing (HPC), the microelectronic industry is challenged with increased device integration density. Chiplet architecture can break through a variety of limitations on the system-on-chip (SoC) to create a high-computility system. However, chiplet heterogeneous integration suffers from high heat flux and serious thermal interaction problems. The factors affecting thermal interaction are not clear. In this paper, a collective parameter model and a distribution parameter model are developed to clarify the optimization method to mitigate thermal interaction. The trends predicted by the parameter model are consistent with the finite element method (FEM) simulation results. Furthermore, to cool the chiplets, a thermal test vehicle is designed and fabricated, and the cooling performance of the test vehicle with different flow rates, different TIMs (Thermal Interfacial Materials) (DOW5888 vs. liquid metal), and different heat modes is experimentally investigated. Compared with DOW5888, the utilization of liquid metal TIM can mitigate thermal interaction by 56% and 76% at flow rates of 0.2 L/min and 0.8 L/min, respectively. Consequently, at a temperature rise of 60 °C and a flow rate of 0.8 L/min, using liquid metal TIM can achieve heat fluxes of 330 W/cm2 and 520 W/cm2 for two chiplets, respectively.

Funder

National Natural Science Foundation of China

Youth Innovation Promotion Association and the Chinese Academy of Sciences

Publisher

MDPI AG

Reference21 articles.

1. Naffziger, S. (2021, January 13–22). Architecting chipletlet solutions for high volume products. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC 2021), San Francisco, CA, USA. Available online: https://docslib.org/doc/10409599/isscc-2021-f5-5-architecting-chiplet-solutions-for-high-volume-products#google_vignette.

2. Architecture, chip, and package codesign flow for interposer-based 2.5-D chiplet integration enabling heterogeneous IP reuse;Kim;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2020

3. Park, J. (2024, August 29). Chiplets and Heterogeneous Packaging Are Changing System Design and Analysis, 21 December 2020. Available online: https://www.candence.com.

4. Mahajan, R., Penmecha, B., and Radhakrishman, K. (November, January 31). Advanced packaging architectures for heterogeneous integration. Proceedings of the 2019 IEEE PELS/PSMA Phoenix Workshop on Packaging and Integration in Power Delivery (PwrPack), Scottsdale, AZ, USA.

5. Su, L.T., Naffziger, S., and Papermaster, M. (2018, January 1–5). Multi-chip technologies to unleash computing performance gains over the next decade. Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3