1. Electrical Characterization of highly stable 10nm triple-gate FinFET for different contacts and oxide region materials;Madhavi;Silicon,2022
2. Leakage Reduction in 18 nm FinFET based 7T SRAM Cell using Self Controllable Voltage Level Technique;Kumar;Wirel. Pers. Commun.,2020
3. Reliability and Power Analysis of FinFET Based SRAM;Navaneetha;Silicon,2021
4. Process evaluation in FinFET based 7T SRAM cell;Kumar;Analog. Integr. Circuits Signal Process.,2021
5. Kawasaki, H., Okano, K., Kaneko, A., Yagishita, A., Izumida, T., Kanemura, T., Kasai, K., Ishida, T., Sasaki, T., and Takeyama, Y. (2006, January 13–15). Embedded Bulk FinFET SRAM Cell Technology with Planar FET Peripheral Circuit for hp32 nm Node and Beyond. Proceedings of the 2006 Symposium on VLSI Technology, Honolulu, HI, USA. Digest of Technical Papers.