Synthesized Improvement of Die Fly and Die Shift Concerning the Wafer Molding Process for Ultrafine SAW Filter FOWLP
-
Published:2023-04-30
Issue:9
Volume:12
Page:2073
-
ISSN:2079-9292
-
Container-title:Electronics
-
language:en
-
Short-container-title:Electronics
Author:
Li Wei1ORCID, Yu Daquan12ORCID
Affiliation:
1. School of Electronic Science and Engineering, Xiamen University, Xiamen 361005, China 2. Xiamen Sky Semiconductor Technology Co., Ltd., Xiamen 361026, China
Abstract
As the surface acoustic wave (SAW) filters incline to ultrafine, the failures resulting from the wafer molding process have become increasingly prominent. A methodology for coupling the mechanisms of die fly and die shift for the SAW filter miniatured with 737 μm × 517 μm × 200 μm is developed for the trade-off between reliability and yields. In terms of die fly and die shift, the former occurs before the epoxy molding compound (EMC) is cured in the temperature rise period, while the latter occurs in the cooling stage after being cured. The die fly is induced by the fluid flow force in the high-temperature stage of heat compression, which is fatal for the scrap. Followed by the cooling stage, the CTE (coefficient of thermal expansion) misalignment between the die and epoxy molding compound (EMC) seriously affects the die shift and the following lithography process yields. The debonding critical energy in the mixed mode is employed to avert the die fly. Then, the die fly can be shunned by fine-tuning the die thickness, die layout, and EMC layout. A methodology to measure die shift was conducted, by which a total of 47,568 dies were embedded using compression molding. The mechanical error of the mounter and the die shift law are comprehensively leveraged, indicating that the die shift can be controlled within 50 μm for 8-inch wafer-level packaging.
Funder
Science and Technology Major Project of Xiamen City
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference20 articles.
1. A hybrid antenna in package solution using fowlp technology;Zhang;J. Electron. Packag.,2022 2. Braun, T., Becker, K.F., Hoelck, O., Voges, S., Kahle, R., Graap, P., Wöhrmann, M., Aschenbrenner, R., Dreissigacker, M., and Schneider-Ramelow, M. (2019, January 28–31). Fan-out wafer level packaging-a platform for advanced sensor packaging. Proceedings of the 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA. 3. Experimental and numerical investigations of the warpage of fan-out wafer-level packaging with saw filters;Li;IEEE Trans. Components Packag. Manuf. Technol.,2022 4. Yu, D., Jiang, F., and Zhang, X. (2021). A Kind of Fan-Out Packaging Structure and Packaging Method for Filters. (CN202010962125.8), CHN Patent, (In Chinese). 5. Warpage and thermal characterization of fan-out wafer-level packaging;Lau;IEEE Trans. Components Packag. Manuf. Technol.,2017
|
|