FPGA-Based CNN for Eye Detection in an Iris Recognition at a Distance System
-
Published:2023-11-20
Issue:22
Volume:12
Page:4713
-
ISSN:2079-9292
-
Container-title:Electronics
-
language:en
-
Short-container-title:Electronics
Author:
Ruiz-Beltrán Camilo A.1ORCID, Romero-Garcés Adrián1ORCID, González-García Martín1ORCID, Marfil Rebeca1ORCID, Bandera Antonio1ORCID
Affiliation:
1. Department of Electronic Technology, University of Málaga, 29071 Málaga, Spain
Abstract
Neural networks are the state-of-the-art solution to image-processing tasks. Some of these neural networks are relatively simple, but the popular convolutional neural networks (CNNs) can consist of hundreds of layers. Unfortunately, the excellent recognition accuracy of CNNs comes at the cost of very high computational complexity, and one of the current challenges is managing the power, delay and physical size limitations of hardware solutions dedicated to accelerating their inference process. In this paper, we describe the embedding of an eye detection system on a Zynq XCZU4EV UltraScale+ multiprocessor system-on-chip (MPSoC). This eye detector is used in the application framework of a remote iris recognition system, which requires high resolution images captured at high speed as input. Given the high rate of eye regions detected per second, it is also important that the detector only provides as output images eyes that are in focus, discarding all those seriously affected by defocus blur. In this proposal, the network will be trained only with correctly focused eye images to assess whether it can differentiate this pattern from that associated with the out-of-focus eye image. Exploiting the neural network’s advantage of being able to work with multi-channel input, the inputs to the CNN will be the grey level image and a high-pass filtered version, typically used to determine whether the iris is in focus or not. The complete system synthetises other cores and implements CNN using the so-called Deep Learning Processor Unit (DPU), the intellectual property (IP) block released by AMD/Xilinx. Compared to previous hardware designs for implementing FPGA-based CNNs, the DPU IP supports extensive deep learning core functions, and developers can leverage DPUs to conveniently accelerate CNN inference. Experimental validation has been successfully addressed in a real-world scenario working with walking subjects, demonstrating that it is possible to detect only eye images that are in focus. This prototype module includes a CMOS digital image sensor that provides 16 Mpixel images, and outputs a stream of detected eyes as 640 × 480 images. The module correctly discards up to 95% of the eyes present in the input images as not being correctly focused.
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference58 articles.
1. Exploring HW/SW Co-Design for Video Analysis on CPU-FPGA Heterogeneous Systems;Zhang;IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2022 2. Angel-Eye: A Complete Design Flow for Mapping CNN onto Embedded FPGA;Guo;IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2018 3. Algorithm/Accelerator Co-Design and Co-Search for Edge AI;Zhang;IEEE Trans. Circuits Syst. II Express Briefs,2022 4. Latifi Oskouei, S.S., Golestani, H., Hashemi, M., and Ghiasi, S. (2016, January 15–19). CNNdroid: GPU-Accelerated Execution of Trained Deep Convolutional Neural Networks on Android. Proceedings of the 24th ACM International Conference on Multimedia, Amsterdam, The Netherlands. MM ’16. 5. Jouppi, N.P., Young, C., Patil, N., Patterson, D., Agrawal, G., Bajwa, R., Bates, S., Bhatia, S., Boden, N., and Borchers, A. (2017, January 24–28). In-datacenter performance analysis of a tensor processing unit. Proceedings of the 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), Toronto, ON, Canada.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|