Affiliation:
1. School of Microelectronics, Hefei University of Technology, Hefei 230601, China
Abstract
Circuit delays are increasingly sensitive to process, voltage, temperature, and aging (PVTA) variations, severely impacting circuit performance. Accurate measurement of circuit delay is essential. However, the additional hardware structures for measuring circuit delay add to the critical path delay. To address this issue, this paper proposes a bypass-based ring oscillator (BPath-RO) that reduces the impact on the critical path delay by moving the added measurement control structures to the bypass. The proposed measurement scheme requires only two transistors inserted into the critical path, which is more conducive to engineering change order (ECO). Measurement simulation experiments were performed on representative critical paths of the ISCAS’89 s298 and ITC’99 b15 benchmark circuits. The experimental results show that, in comparison with the existing architectures, the Bpath-RO delay measurement scheme improves the circuit performance by an average of 13.81% (s298) and 3.47% (b15) and reduces the hardware overhead by up to 70% for each path.
Funder
National Natural Science Foundation of China
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference26 articles.
1. CMOS Reliability From Past to Future: A Survey of Requirements, Trends, and Prediction Methods;Hill;IEEE Trans. Device Mater. Reliab.,2022
2. Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits;Kumar;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2011
3. Hardware Performance Monitoring Methodology at Near-Threshold Computing and Advanced Technology Nodes: From Design to Postsilicon;Heo;IEEE Trans. Comput-Aided Des. Integr. Circuits Syst.,2022
4. Cantoro, R., Huch, M., Kilian, T., Martone, R., Schlichtmann, U., and Squillero, G. (2020, January 1–6). Machine learning based performance prediction of microcontrollers using speed monitors. Proceedings of the IEEE International Test Conference (ITC), Washington, DC, USA.
5. Bernardi, P., Restifo, M., Reorda, M.S., Appello, D., Bertani, C., and Petrali, D. (2020, January 22–24). Applicative system level test introduction to increase confidence on screening quality. Proceedings of the 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Novi Sad, Serbia.