Affiliation:
1. Department of Electronic Engineering, Xi’an University of Technology, No. 5, Jinhua South Road, Xi’an 710048, China
Abstract
Infrared image sensing technology has received widespread attention due to its advantages of not being affected by the environment, good target recognition, and high anti-interference ability. However, with the improvement of the integration of the infrared focal plane, the dynamic range of the photoelectric system is difficult to improve, that is, the restrictive trade-off between noise and full well capacity is particularly prominent. Since the capacitance of the inversion MOS capacitor changes with the gate–source voltage adaptively, the inversion MOS capacitor is used as the capacitor in the infrared pixel circuit, which can solve the contradiction between noise in low light and full well capacity in high light. To this end, a highly dynamic pixel structure based on adaptive capacitance is proposed, so that the capacitance of the infrared image sensor can automatically change from 6.5 fF to 37.5 fF as the light intensity increases. And based on 55 nm CMOS process technology, the performance parameters of an infrared image sensor with a 12,288 × 12,288 pixel array are studied. The research results show that a small-size pixel of 5.5 µm × 5.5 µm has a large full well capacity of 1.31 Me− and a variable conversion gain, with a noise of less than 0.43 e− and a dynamic range of more than 130 dB.
Funder
National Natural Science Foundation of China
Shaanxi Innovation Capability Support Project
Subject
Electrical and Electronic Engineering,Biochemistry,Instrumentation,Atomic and Molecular Physics, and Optics,Analytical Chemistry
Reference27 articles.
1. Seo, M.W., Chu, M., Jung, H.Y., Kim, S., Song, J., Lee, J., Kim, S.Y., Lee, J., Byun, S.J., and Bae, D. (2021, January 13–19). A 2.6 e-rms low-random-noise,116.2 mW low-power 2-Mp global shutter CMOS image sensor with pixel-level ADC and in-pixel memory. Proceedings of the 2021 Symposium on VLSI Technology, Kyoto, Japan.
2. Fast signal transfer in a large-area X-ray CMOS image sensor;Kim;J. Instrum.,2014
3. A method to reduce the effect on image quality caused by resistance of column bus;Xu;IEEE Trans. Very Large-Scale Integr. (VLSI) Syst.,2019
4. A delta-readout scheme for low-power CMOS image sensors with multi-column-parallel SAR ADCs;Kim;IEEE J. Solid-State Circuits,2016
5. Low power CMOS image sensors using two step single slope ADC with bandwidth-limited comparators & voltage range extended ramp generator for battery limited application;Park;IEEE Sens. J.,2020