1. What do universities really owe industry? The case of solid‐state electronics at Stanford;Lécuyer C.;Minerva,2005
2. Nakagawa A.(2008).Recent advancement in high voltage power devices and ICs; Challenges to achieve silicon limit characteristics.2008 International Symposium on VLSI Technology Systemsand Applications (VLSI‐TSA) Hsinchu Taiwan (21–23 April 2008).IEEE. pp. 103–104.
3. Pan A.andChui C.O.(2014).RF performance limits of ballistic Si field‐effect transistors.2014 IEEE 14th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems Newport Beach CA USA (19–23 January 2014).IEEE. pp. 68–70.
4. Power‐constrained CMOS scaling limits;Frank D.J.;IBM Journal of Research and Development,2002
5. Guo J. Datta S. Lundstrom M. et al. (2002).Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors.Digest. International Electron Devices Meeting(vol. 2) San Francisco CA USA (8–11 December 2002).IEEE. pp.711–714.