Affiliation:
1. Department of Electrical and Computer Engineering and the Inter-university Semiconductor University Research Center (ISRC) Seoul National University Gwanak-gu Seoul 08826 Republic of Korea
2. Department of Electronic Engineering Sogang University Mapo-gu Seoul 04107 Republic of Korea
Abstract
Charge‐trapping tunnel field effect transistors (CT‐TFETs) are experimentally demonstrated, and their array operations are discussed for low‐power large‐scale neuromorphic applications. CT‐TFETs cointegrated with charge‐trapping metal–oxide–semiconductor FETs (CT‐MOSFETs) through complementary metal–oxide–semiconductor logic process exhibit ≈2,000× lower on‐current (Ion) and ≈3,000× lower off‐current (Ioff) than CT‐MOSFETs, rendering them suitable for high‐accuracy large‐scale neuromorphic systems. According to the experimental and simulation results, CT‐TFETs outperform CT‐MOSFETs in terms of more accurate analog vector‐matrix multiplication than that of CT‐MOSFETs due to the following two reasons: first, CT‐TFETs feature a lower voltage (IR) drop resulting from lower Ion than that of CT‐MOSFETs. Second, the former is more robust to the IR drops than the latter due to weak channel length modulation. For example, unlike CT‐MOSFETs, the proposed CT‐TFETs exhibit ignorable weight degradation in spite of the 1 Ω wire resistance. CT‐TFET arrays show ≈700× lower power consumption and ≈10% higher MNIST classification accuracy than CT‐MOSFET arrays, making CT‐TFET arrays promising for extensive and versatile neuromorphic computing applications.
Reference32 articles.
1. W. W.Hwu I.El Hajj S.Garcia de Gonzalo C.Pearson N. S.Kim D.Chen J.Xiong Z.Sura in2017 IEEE Int. Conf. on Rebooting Computing (ICRC) IEEE Washington DC2017 pp.1–4.
2. Neuro-Inspired Computing With Emerging Nonvolatile Memorys
3. S.Cosemans B.Verhoef J.Doevenspeck I. A.Papistas F.Catthoor P.Debacker A.Mallik D.Verkest inIEEE Int. Electron Devices Meeting (IEDM) IEEE San Francisco CA2019 p.22.2.1–22.2.4.
4. J.Woo X.Peng S.Yu inIEEE Int. Symp. on Circuits and Systems (ISCAS) IEEE Florence2018 p.1–4.
5. Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec