1. Wafer-scale integrationâa fault-tolerant procedure;Aubusson;I.E.E.E. J. Solid-State Circuits,1978
2. R. A. Evans. A self-organizing fault-tolerant 2-dimensional array, Proc. of the IFIP Int. Conf. on VLSI, pp. 223â242 (1985).
3. A. L. Fisher, H. T. Kung, L. M. Monier and Y. Dohi. Architecture of the PSC: A programmable systolic chip, Proc. of the 10th Ann. Int. Sym. on Comp. Architecture, pp. 48â53 (1983).
4. Gracefully degradable processor arrays;Fortes;I.E.E.E. Trans. Comput.,1985