1. Circuit‐level electricalthermal simulation of electrical overstress failures in advanced MOS I/O protection devices;Diaz C.;IEEE Trans. CAD,1994
2. A mixed‐mode ESD protection circuit simulation‐design methodology;Feng H.;IEEE J. Solid‐State Circuits,2003
3. Feng H.G. Gong K. andWang A.(2000).ESD Protection Design Using Copper Interconnects: More Robustness and Less Parasitics. SRC Publication: 2000 Publications in Copper Design Challenge Pub. P000375.