A New Tool for Simulation of Single Electron Transistor based Microprocessor Using Vector File
-
Published:2020-08-26
Issue:4
Volume:10
Page:493-500
-
ISSN:2210-6812
-
Container-title:Nanoscience & Nanotechnology-Asia
-
language:en
-
Short-container-title:NANOASIA
Author:
Patel Rashmit1, Agarwal Yash1, Parekh Rutu1
Affiliation:
1. Department of Information and Communication Technology, Dhirubhai Ambani Institute of Information and Communication Technology (DA-IICT), Gandhinagar, India
Abstract
Background:
A microprocessor is a general-purpose device, which works on the user
defined instructions. The design of next generation microprocessors demands high speed, high
density and low power requirements that can be attained by prominent device like Single Electron
Transistor (SET).
Methods:
Based on realizable SET parameters at room temperature and 800 mV operating voltage;
an 8-bit SET based microprocessor is designed and simulated using Cadence Virtuoso environment.
The simulation of the microprocessor requires complex stimuli to verify the design for
multiple instructions. Conventionally, the simulation is performed by applying individual signal
source to each signal. However, that is not optimum and viable for microprocessor designs.
Results:
The Cadence Spectre simulator has a facility to simulate the design using vector file,
which combines multiple signal sources in a text file. In addition, writing vector file manually is
complex and erroneous.
Conclusion:
To overcome the problem, a tool is designed and developed that generates a vector
file for user selected instructions and parameters. The usage of vector file makes the simulation
straightforward and accurate. This paper describes the design of a tool for vector file generation.
Publisher
Bentham Science Publishers Ltd.
Subject
General Engineering,General Materials Science
Reference16 articles.
1. Kuhn,K.; Kenyon,C.; Kornfeld,A.; Liu,M.; Maheshwari,A.; Shih, W.K.; Sivakumar,S.; Taylor,G.; Van Der Voorn,P.; Zawadzki, K. Managing process variation in Intel's 45 nm CMOS technology. Intel Technol, J. 2008,12,2 2. Krautschneider, W.H.; Kohlhase,A.; Terletzki, H. Scaling down and reliability problems of gigabit CMOS circuits. Microelectron. Reliab. 1997,37(1),19-37. [http://dx.doi.org/10.1016/0026-2714(96) 00236-3] 3. Lee, C.H.; Kim, S.W.; Lee, J.U.; Seo, S.H.; Kang, G.C.; Roh, K.S.; Kim, K.Y.; Lee, S.Y.; Kim, D.M.; Kim, D.H. Design of a robust analog-to-digital converter based on complementary SET/CMOS hybrid amplifier. IEEE Trans. NanoTechnol. 2007,6(6),667-675. [http://dx.doi.org/10.1109/TNANO.2007.907833] 4. Venkataratnam,A.; Goel, A.K. Design and simulation of logic circuits with hybrid architectures of single-electron transistors and conventional MOS devices at room temperature. Microelectron, J. 2008,39(12),1461-1468. [http://dx.doi.org/10.1016/j.mejo.2008.08.002] 5. Li,Q.; Cai,L.; Zhou,Y.; Wu,G.; Wang, S. Design and simulation of logic circuits by combined single-electron/MOS transistor structures. In: Nano/Micro Engineered and Molecular Systems. 2008. NEMS 2008.3rd IEEE International Conference on 2008,210-214
|
|