Author:
Narula Mandeep Singh,Pandey Archana,Kumar Ajay
Abstract
MOSFETs have been used in integrated circuits for a long time. These were replaced by FinFET’s in 2011. But for short-channel devices, FinFET’s have low performance due to various effects like velocity saturation, hot carrier effect, drain-induced barrier lowering, channel length modulation, fringing field effect, sub-threshold conduction, threshold voltage roll-off, etc. Gate All Around FET (GAA FET) is the best device that will replace the FinFET’s. Therefore, during the fabrication process, it is crucial to investigate the effects of process variations caused by changes in device dimensions. This research discusses the performance of the proposed device due to process variations. The effect of changes in radius, gate oxide thickness, gate length, and channel doping on GAA FET has been discussed in detail.
Publisher
Inventive Research Organization
Reference25 articles.
1. [1] Kumar A, Saini S, Gupta A, Gupta N, Tripathi MM. “Chaujar R Sub-10 nm high-k dielectric SOI-FinFET for High Performance low power applications”. International Conference on Signal Processing and Communication (2020): 310–314
2. [2] Sreenivasulu B, Narendar V. “ Performance improvement of spacer engineered n-type SOI FinFET at 3- nm gate length”. International Journal of Electronic Communication 137 (2021):153803
3. [3] Munjal S, Prakash NR, Kaur J. “Evolution of junctionless field effect transistors in semiconductor industry: a review”. International Journal of Innov Sci Eng Technol 8(2021):94–103
4. [4] Narula M S, Pandey A. “Dual-Gate Silicon Nanowire FET with a Corner Spacer for High Performance & High Frequency Applications". Journal of Electronic Materials 52, 10, (2023): 6708-6718
5. [5] Das UK, Bhattacharyya TK. “Opportunities in device scaling for 3-nm node and beyond: FinFET versus GAA-FET versus UFET”. IEEE Tran Electron Devices 67,6, (2020):2633–2638