Acceleration of the TSDCE MIMO Channel Estimation Algorithm on a Multi-core Platform-Reference-Cited by-同舟云学术

Acceleration of the TSDCE MIMO Channel Estimation Algorithm on a Multi-core Platform

Published:2022-06 Issue: Volume: Page:
ISSN:
Container-title:11 Euro American Conference on Telematics and Information Systems
language:
Short-container-title:

Author:

Aviles Pablo M.¹,Lloria Diego²,Belloch Jose A.³,Roger Sandra²,Lindoso Almudena¹,Cobos Maximo²

Affiliation:

1. Depto. de Tecnologia Electronica, Universidad Carlos III de Madrid, Spain

2. Computer Science Department, Universitat de Valencia, Spain

3. Depto. de Tecnologia Electronica, Universidad Carlos III de Madrid, Spain and Universidad Carlos III de Madrid, Spain

Funder

FSE Invierte en tu futuro

Comunidad de Madrid

MCIN/AEI/ 10.13039/501100011033

MCIN/AEI/ 10.13039/ 5011000 11033

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3544538.3544662

Reference18 articles.

1. S. Ahmadi. 2016. Toward 5G Xilinx solutions and enablers for next-generation wireless systems. White Paper: Xilinx MPSoCs and FPGAs(2016) 1–32. S. Ahmadi. 2016. Toward 5G Xilinx solutions and enablers for next-generation wireless systems. White Paper: Xilinx MPSoCs and FPGAs(2016) 1–32.

2. ARM. 2011. Cortex-R5. Technical Reference Manual. Revision r1p2. ARM. 2011. Cortex-R5. Technical Reference Manual. Revision r1p2.

3. ARM. 2016. ARM Cortex-A53 MPCore Processor. Technical Reference Manual. Revision r0p4. ARM. 2016. ARM Cortex-A53 MPCore Processor. Technical Reference Manual. Revision r0p4.

4. Avnet Inc. 2019. Ultra96-V2 Hardware user guide. Version 1.0. (2019). Avnet Inc. 2019. Ultra96-V2 Hardware user guide. Version 1.0. (2019).

5. On the use of many-core machines for the acceleration of a mesh truncation technique for FEM;Belloch A.;Journal of Supercomputing,2019