Accelerating SSSP for Power-Law Graphs-Reference-Cited by-同舟云学术

Accelerating SSSP for Power-Law Graphs

Published:2022-02-11 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
language:
Short-container-title:

Author:

Chi Yuze¹,Guo Licheng¹,Cong Jason¹

Affiliation:

1. University of California, Los Angeles, Los Angeles, CA, USA

Funder

NIH (National Institutes of Health)

Xilinx

NSF (National Science Foundation)

Semiconductor Research Corporation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3490422.3502358

Reference56 articles.

1. Maleen Abeydeera and Daniel Sanchez . 2020 . Chronos: Efficient Speculative Parallelism for Accelerators. In ASPLOS . Maleen Abeydeera and Daniel Sanchez. 2020. Chronos: Efficient Speculative Parallelism for Accelerators. In ASPLOS .

2. Ranjita Bhagwan and Bill Lin. 2000. Fast and Scalable Priority Queue Architecture for High-Speed Network Switches. In INFOCOM . Ranjita Bhagwan and Bill Lin. 2000. Fast and Scalable Priority Queue Architecture for High-Speed Network Switches. In INFOCOM .

3. Uday Bondhugula Ananth Devulapalli James Dinan Joseph Fernando Pete Wyckoff Eric Stahlberg and P. Sadayappan. 2006. Hardware/Software Integration for FPGA-based All-Pairs Shortest-Paths. In FCCM . Uday Bondhugula Ananth Devulapalli James Dinan Joseph Fernando Pete Wyckoff Eric Stahlberg and P. Sadayappan. 2006. Hardware/Software Integration for FPGA-based All-Pairs Shortest-Paths. In FCCM .

4. CENTRALITY ESTIMATION IN LARGE NETWORKS

5. Xinyu Chen Hongshi Tan Yao Chen Bingsheng He Weng-Fai Wong and Deming Chen. 2021. ThunderGP : HLS-based Graph Processing Framework on FPGAs. In FPGA . Xinyu Chen Hongshi Tan Yao Chen Bingsheng He Weng-Fai Wong and Deming Chen. 2021. ThunderGP : HLS-based Graph Processing Framework on FPGAs. In FPGA .

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Analysis and Construction of Hardware Accelerators for Calculating the Shortest Path in Real-Time Robot Route Planning;Electronics;2024-06-02

2. uBlade: Efficient Batch Processing for Uncertainty Graph Queries;Proceedings of the ACM on Management of Data;2024-05-29

3. AMST: Accelerating Large-Scale Graph Minimum Spanning Tree Computation on FPGA;2024 IEEE International Parallel and Distributed Processing Symposium (IPDPS);2024-05-27

4. Toward Energy-efficient STT-MRAM-based Near Memory Computing Architecture for Embedded Systems;ACM Transactions on Embedded Computing Systems;2024-04-25

5. GraFlex: Flexible Graph Processing on FPGAs through Customized Scalable Interconnection Network;Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays;2024-04