Affiliation:
1. Appliant, Inc., Seattle, WA
2. Harvard Univ., Cambridge, MA
Abstract
Instruction cache performance is important to instruction fetch efficiency and overall processor performance. The layout of an executable has a substantial effect on the cache miss rate and the instruction working set size during execution. This means that the performance of an executable can be improved by applying a code-placement algorithm that minimizes instruction cache conflicts and improves spatial locality. We describe an algorithm for procedure placement, one type of code placement, that signicantly differs from previous approaches in the type of information used to drive the placement algorithm. In particular, we gather temporal-ordering information that summarizes the interleaving of procedures in a program trace. Our algorithm uses this information along with cache configuration and procedure size information to better estimate the conflict cost of a potential procedure ordering. It optimizes the procedure placement for single level and multilevel caches. In addition to reducing instruction cache conflicts, the algorithm simultaneously minimizes the instruction working set size of the program. We compare the performance of our algorithm with a particularly successful procedure-placement algorithm and show noticeable improvements in the instruction cache behavior, while maintaining the same instruction working set size.
Publisher
Association for Computing Machinery (ACM)
Reference36 articles.
1. Blackwell T. 1998. Applications of randomness in system performance measurement. Ph.D. thesis Harvard University Cambridge Massachusetts.]] Blackwell T. 1998. Applications of randomness in system performance measurement. Ph.D. thesis Harvard University Cambridge Massachusetts.]]
Cited by
38 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Reordering Functions in Mobiles Apps for Reduced Size and Faster Start-Up;ACM Transactions on Embedded Computing Systems;2024-06-10
2. Optimizing Function Layout for Mobile Applications;Proceedings of the 24th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems;2023-06-13
3. Bibliography;Engineering a Compiler;2023
4. Introduction to Optimization;Engineering a Compiler;2023
5. Improved Basic Block Reordering;IEEE Transactions on Computers;2020-12-01