An OpenGL Compliant Hardware Implementation of a Graphic Processing Unit Using Field Programmable Gate Array–System on Chip Technology

Author:

Beasley Alexander E.1ORCID,Clarke C. T.1,Watson R. J.1

Affiliation:

1. University of Bath, Bath, UK

Abstract

FPGA-SoC technology provides a heterogeneous platform for advanced, high-performance systems. The System on Chip (SoC) architecture combines traditional single and multiple core processor topologies with flexible FPGA fabric. Dynamic reconfiguration allows the hardware accelerators to be changed at run-time. This article presents a novel OpenGL compliant GPU design implemented on an FPGA. The design uses an FPGA-SoC environment allowing the embedded processor to offload graphics operation onto a more suitable architecture. To the authors’ knowledge, this is a first. The graphics processor consists of GLSL compliant shaders, an efficient Barycentric Rasterizer, and a draw mode manager. Performance analysis shows the throughput of the shaders to be hundreds of millions of vertices per second. The design uses both pipelining and resource reuse to optimise throughput and resource use, allowing implementation on a low-cost, FPGA device. Pixel processing rates from this implementation are almost 80% higher than other FPGA implementations. Power consumption compared with comparative embedded devices shows the FPGA consuming as little as 2% of the power of a Mali device, and an up to 11.9-fold increase in efficiency compared to an Nvidia RTX 2060 - Turing architecture device.

Funder

Engineering and Physical Sciences Research Council

Publisher

Association for Computing Machinery (ACM)

Subject

General Computer Science

Reference46 articles.

1. Synergy

2. Alex Beasley Luke Walker and Chris Clarke. 2015. Developing and Implementing Dynamic Partial Reconfiguration for Pre-Emptible Context Switching and Continuous End-To-End Dataflow Applications. Retrieved from https://www.researchgate.net/publication/283725505_Developing_and_Implementing_Dynamic_Partial_Reconfiguration_for_Pre-Emptible_Context_Switching_and_Continuous_End-To-End_Dataflow_Applications. Alex Beasley Luke Walker and Chris Clarke. 2015. Developing and Implementing Dynamic Partial Reconfiguration for Pre-Emptible Context Switching and Continuous End-To-End Dataflow Applications. Retrieved from https://www.researchgate.net/publication/283725505_Developing_and_Implementing_Dynamic_Partial_Reconfiguration_for_Pre-Emptible_Context_Switching_and_Continuous_End-To-End_Dataflow_Applications.

3. Opportunities and challenges for dynamic FPGA reconfiguration in electronic measurement and instrumentation

4. A Low Cost Tile-based 3D Graphics Full Pipeline with Real-time Performance Monitoring Support for OpenGL ES in Consumer Electronics

Cited by 5 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Skybox: Open-Source Graphic Rendering on Programmable RISC-V GPUs;Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3;2023-03-25

2. DMPRA: A Dynamic Reconfiguration Mechanism for a Dual-Mode Programmable Reconfigurable Array Architecture;Journal of Circuits, Systems and Computers;2022-12-10

3. A proposal for an FPGA-based graphical pipeline for virtual depth image generation;2022 International Symposium on Measurement and Control in Robotics (ISMCR);2022-09-28

4. ASELGPU: FPGA-based OpenGL SC compatible DO-254 certifiable graphics processor engine;Signal, Image and Video Processing;2022-09-28

5. The Method of Graphic Design Using 3D Virtual Vision Technology;Scientific Programming;2022-08-04

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3