Affiliation:
1. University of Bath, Bath, UK
Abstract
FPGA-SoC technology provides a heterogeneous platform for advanced, high-performance systems. The System on Chip (SoC) architecture combines traditional single and multiple core processor topologies with flexible FPGA fabric. Dynamic reconfiguration allows the hardware accelerators to be changed at run-time. This article presents a novel OpenGL compliant GPU design implemented on an FPGA. The design uses an FPGA-SoC environment allowing the embedded processor to offload graphics operation onto a more suitable architecture. To the authors’ knowledge, this is a first. The graphics processor consists of GLSL compliant shaders, an efficient Barycentric Rasterizer, and a draw mode manager. Performance analysis shows the throughput of the shaders to be hundreds of millions of vertices per second. The design uses both pipelining and resource reuse to optimise throughput and resource use, allowing implementation on a low-cost, FPGA device. Pixel processing rates from this implementation are almost 80% higher than other FPGA implementations. Power consumption compared with comparative embedded devices shows the FPGA consuming as little as 2% of the power of a Mali device, and an up to 11.9-fold increase in efficiency compared to an Nvidia RTX 2060 - Turing architecture device.
Funder
Engineering and Physical Sciences Research Council
Publisher
Association for Computing Machinery (ACM)
Reference46 articles.
1. Synergy
2. Alex Beasley Luke Walker and Chris Clarke. 2015. Developing and Implementing Dynamic Partial Reconfiguration for Pre-Emptible Context Switching and Continuous End-To-End Dataflow Applications. Retrieved from https://www.researchgate.net/publication/283725505_Developing_and_Implementing_Dynamic_Partial_Reconfiguration_for_Pre-Emptible_Context_Switching_and_Continuous_End-To-End_Dataflow_Applications. Alex Beasley Luke Walker and Chris Clarke. 2015. Developing and Implementing Dynamic Partial Reconfiguration for Pre-Emptible Context Switching and Continuous End-To-End Dataflow Applications. Retrieved from https://www.researchgate.net/publication/283725505_Developing_and_Implementing_Dynamic_Partial_Reconfiguration_for_Pre-Emptible_Context_Switching_and_Continuous_End-To-End_Dataflow_Applications.
3. Opportunities and challenges for dynamic FPGA reconfiguration in electronic measurement and instrumentation
4. A Low Cost Tile-based 3D Graphics Full Pipeline with Real-time Performance Monitoring Support for OpenGL ES in Consumer Electronics
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献